de_check_rep_options()

Generates a check representation report. Checks for unconnected pins and wires, bus connectivity errors (schematic only), nodal mismatches (schematic vs. layout), wires in layout (layout only), pin vs. port mismatches (schematic only), parameter values mismatches (schematic vs. layout), overlapping wires (layout only), and overlaid items. Returns: none.

Syntax:

de_check_rep_options(dispMode);

where

dispMode is the sum of desired checks, as one of the following modes:

  • DEINFO_DISP_CHECK_NONE
  • DEINFO_DISP_CHECK_UNCONNECTEDPIN
  • DEINFO_DISP_CHECK_BUSCONN (Schematic only)
  • DEINFO_DISP_CHECK_NODALMISMATCH
  • DEINFO_DISP_CHECK_WIRELAYOUT (Layout only)
  • DEINFO_DISP_CHECK_PINVSPORT (Schematic only)
  • DEINFO_DISP_CHECK_OVERLAIDITEMS
  • DEINFO_DISP_CHECK_OVERLAPWIRE (Layout only)
  • DEINFO_DISP_CHECK_PARAMS

Example:
decl dispMODE;
dispMODE=DEINFO_DISP_CHECK_UNCONNECTEDPIN
        +DEINFO_DISP_CHECK_NODALMISMATCH;
de_check_rep_options(dispMODE);

Where Used:

Schematic, Layout

 

Privacy Statement  | Terms of Use  | Legal | Contact Us  | © Agilent 2000-2008 

Contents
Additional Resources